



# **Ready for Launch**



A Leading Provider of Smart, Connected and Secure Embedded Solutions



Ted Speers April 2, 2025

# **Key Messages**

- RISC-V<sup>®</sup> and space have been linked at Microchip from day one.
- Huge strides have been made in the last decade.
- The space market matters.
- An exciting future lies ahead for RISC-V<sup>®</sup> in space.



## **Theme of the Day — Flywheels**



Notice:

- RISC-V and the RISC-V logo are trademarks of RISC-V International.
- Use of these trademarks is for informational purposes only and does not imply affiliation or endorsement .



## **RISC-V® Summit Keynote: 2019**





## ~2015 – I become RISC-V<sup>®</sup> Aware







## ~2015 – I become RISC-V<sup>®</sup> Aware



BruhnBruhn Innovation

BruhnBruhn Innovation is an engineering company that has evolved from the technical research conducted within Bruhnspace Holding (nowadays renamed to BruhnBruhn Holding). Founded in Sweden in 2012

Source: www.bruhnbruhn.com



## 2016 – Microsemi Introduces RISC-V<sup>®</sup> Soft-CPU



### feature article



#### November 29, 2016

Microsemi Tackles RISC-V Open Architecture FPGA Processor Core

#### by Kevin Morris

In many applications today, the combination of FPGA programmable logic fabric with a microcontroller is the magic sauce that brings the whole system together and makes it "smart." The flexibility in interface, communication, and peripherals provided by the FPGA part, along with the software-programmability of a microcontroller, truly delivers on the promise of the system-on-chip "SoC" moniker for a number of smaller-scale systems.

Source:www.eejournal.com



🗗 💽 🚮

# **2017 – The real reason we took the plunge reveal**





## Developing Fault-Tolerant Systems using RISC-V Softcore Processors

Sathish Odiga

6th RISC-V Workshop, May 8-11, 2017



# 2017 – The real reason we took the plunge reveal



## **RISC-V Processor Advantages**

- RISC-V open source licensing provides flexibility to customize your processor for safety-critical requirements
  - Processor internal memory blocks protection using SEC-DED
  - Bus interfaces protection using error correcting codes
  - Block level hardware redundancy for error detection/correction
  - Selective hardening
  - Hardware based checkpointing and rollback
  - Logic optimization for performance
- Extensible ISA
- Portability
  - Platform independent RTL
- Security due to open source ISA
  - Deep inspection of source code builds trust



## **2017 – RISC-V® and Education**







## **2017 – RISC-V® and Education**







RISC-V<sup>®</sup> is the lingua franca of computer architecture education and research.

DAVID A. PATTERSON JOHN L. HENNESSY



Microchip Proprietary and Confidential

M<

## 2019 – Keynote FPGA Forum





## 2019 – Keynote FPGA Forum



## **Bad Day for Earth**





## 2019 - Keynote FPGA Forum





















## **2021 Space Computing Conference**



2021 IEEE Space Computing Conference 8/23 – 8/26

"Instruction Sets want to be Free of Gravity"

> Dr. Krste Asanovic Co-Inventor of RISC-V Chair of RISC-V International Co-Founder & Chief Architect, SiFive





## **2022 – RISC-V® to the ISS**





## **ISSF Mission to ISS 2022**







Intelligent Space Systems Interface



iSSIFQE Flight Hardware



Source: Used with permission by SpaceBilt

## **2022 – Microchip Wins HPSC**



NASA Awards Next-Generation Spaceflight Computing Processor Contract



NASA's Jet Propulsion Laboratory has selected Microchip Technology Inc. to develop a high-performance spaceflight computing processor that will support future space missions. **Credits: NASA** 

Source: www.nasa.gov



# **2022 – Microchip Wins HPSC**



As part of NASA's ongoing commercial partnership efforts, the work will take place under a \$50 million firm-fixedprice contract, with Microchip contributing significant research and development costs to complete the project.

Source: www.nasa.gov



## **2024 – HPSC Launch – Space Computing Conference**







# **Feature Highlights**

Radiation-Hardened and Radiation-Tolerant Versions Enable a Spectrum of Mission Profiles

## Compute

Groundbreaking **64-bit RISC-V**<sup>©</sup> **Vector** processing with virtualization targeting Edge AI (SiFive X288/X280)

**Security** 

Defense Grade Security Enclave supporting **Post-Quantum** Cryptographic algorithms



## **Fault Tolerance**

Unprecedented Fault-Tolerance capabilities for Mission Critical Applications (DCLS, Split-Mode, WorldGuard)

## **Massive Connectivity**

Integrated **240G TSN Ethernet** Switch, **10GbE**, **PCIe**/CXL and **RDMA** for Networking & Deterministic Connectivity



## **2025 – RISC-V to the Moon**







Microchip Proprietary and Confidential

## **2025 – RISC-V® to the Moon**



	March Street	Sector Sector	A Carlos		Latest	Telemetry		
	System			Polar Fire		Phiso	in NVMe SSD	Phison SD Card
equence#	2490	6005	External Tem	o/Volts:		ChipIntDegC	52.9	
i superiori			MPFS	39.41	degC	HighTempDegC	61.9	
ander	02/27/25 1	4:11:57	1.05 Volt	105	volte	TimeThrottle	0	
TC drift	ő	secs	1.8 Volt	190	volte	TimeThrottle	v	
			251/01	2.54	voits	CapDevice	16003125936	
tarted	02/27/25 1 SDC	3:53:45	2.5 VOIL	2.91	VOILS	CapUser	15628053168	ALCONTRACTOR AND A MARKED AND A M
Count	21		Internal Val	te /Amore		NandWrites	8144158176	
ctive	1092	secs	internal voi	is/Amps		NandEraseSec	77912260608	
	v	oays	VDD	1.05	volts	PercentLeft	100	
PU	44.0	%		1.399	amps	PercentUsed	0	
AEM SD	10.7	*	VDDA	1.05	volts	CodeUpdates	1	
		~		0.145	amps	UNC_ECC_Errs	0	
Po	ower Board		VDD25	2.48	volts	TotalBadBlks EarlyDadDlks	1156	
olts	12.0	volts		0.002	amps	LaterBadBlks	0	
mps	0.713	amps	VDDA25	2.48	volts	ReadFailCnt	ō	
Vatts	8.5	watts		0.023	amps	ProgFailCnt	0	
And 2-01	27.2	degC				EraseFailCnt	0	
Aod2-Q2	31.3	degC	IC COR ECC	Errors		RdMvTableCnt	ŏ	
4461-Q3	20.2	degC	Non-In-			DataReadRetry	2284	
4461-Q4	21.1	degC		Errors		TotalEraseCnt	1811576	
N	lovaC Data					MaxEraseCnt	7	
TimeStamp	02/27/254	4.12.15	Tilel ink Bus	Errors		MinEraseCnt	i	
Power	33.2	volts	THELINK DUS			BackgndRdCnt	0	
	0.00	amps	DCCOREC	Errors		WearLevelCnt	0	
Temp	24.7	degC	DECONEC			SBretryCnt	•	
Heater DoMode	Off		DCUNCER	Errore		WriteProtect	0	
CmdCount	4		DEUNCEC	CENOIS		PhyErrorCnt E2E ECC Error	0	
FwdCount	1		Connected	ata Errora		HostWriteUNC	ò	
StreamQ	0	*	Corrected M	eta Errors		RaidEccRetry	0	
				-		RaidEccFail	0	
			PCIe Memor	y Errors		NvmeErrCnt	0	







Source: https://futureblind.com/p/the-future-of-space-1





Source: https://futureblind.com/p/the-future-of-space-1

# Fueling the flywheel – lower launch costs

Launch Cost per Kilogram (medium and heavy)





Launch cost image: https://futureblind.com/p/the-future-of-space-1

# Fueling the flywheel – lower launch costs



Launch cost image: <u>https://futureblind.com/p/the-future-of-space-1</u> Cropped starship image By Osunpokeh - Own work, CC BY-SA 4.0, <u>https://commons.wikimedia.org/w/index.php?curid=141195403</u>



# **Fueling the flywheel – lower launch costs**



Cropped starship image By Osunpokeh - Own work, CC BY-SA 4.0, https://commons.wikimedia.org/w/index.php?curid=141195403

747 image By Anna Zvereva from Tallinn, Estonia, CC BY-SA 2.0, https://commons.wikimedia.org/wiki/File:Lufthansa, D-ABYO, Boeing 747-830 (19014608834) (3).jpg



## **Mix in some 'lunatics'**

Pennis Wingo ()						
Our lunar payload on the IM-2 mission is alive and getting data!						
Annual Constants Annual Const	MoonLans Com Poler File Carrent Serger Valle 101 Valle 155 sells 101 Valle 155 sells 10	Art Connaider Paraty Paraty Charles to As Charles and As	Rourd So Long			
Q 26	Ĉ⊋ 51	♡ 543	17	Ţ		
🌡 Post your	reply			Reply		
George Sow Congrats De	ers 🥝 @george_s nnis!	owers · Feb 27		ø		
Q1	t]	₩3	ıl <sub>ı</sub> ı 163			
Dennis Wing Woot! Luna	go 🔮 @wingod - F tics unite!!	Feb 27		Ø		



## Mix in some 'lunatics'

Dennis Wingo 🥝 Ø ... @wingod Our lunar payload on the IM-2 mission is alive and getting data! 105 180 231 Lill Volt 120 0713 05 173 253 213 213 213 REARES !! 📢 🧆 💞 🔳 💎 🗏 👎 . Q Search 25 Q 😫 🛤 L 6:20 AM - Feb 27, 2025 - 17.8K Views Q 26 L 17 1751 C 543 £ Č. Post your reply Reply George Sowers 🤣 @george\_sowers - Feb 27 Ø ... Congrats Dennis! 111 163 Q1 tl 03 1 I

0 ...

Dennis Wingo 🙆 @wingod - Feb 27

Woot! Lunatics unite!!



### **Chris Stott**

Founder, Chair, CEO

Chris Stott is the Founder, Chair, and CEO of Lonestar Data Holdings Inc., the Lunar information, technology, and communications company sending the first in a series of data centers to the Moon for Disaster Recovery as a Service (DRaaS) and Edge Processing. A lifelong entrepreneur, Chris is also the Founder and Non-Executive Chair of ManSat, the world's largest commercial provider of satellite spectrum and has served as an executive with both Lockheed Martin in space operations, and Boeing in the Delta launch vehicle program.



## "Lonestar is working to save all our data ... on the moon."

## "A place so ideal for global data storage that if it wasn't there, we'd have to build it."





## **Not lunatics after all?**



Source: www.technologyreview.com



Y Combinator

https://www.ycombinator.com > companies > starcloud

#### Starcloud: Data centers in space

Starcloud is building a network of megawatt-scale data centers in space, scaleable to gigawatt capacity, to be able to train large models like GPT6.

#### TechTarget

https://www.techtarget.com > searchdatacenter > tip > Pr...

#### Projections and feasibility of data centers in space

Nov 8, 2024 — Data centers in low Earth orbit (LEO) could save land use on Earth, reduce energy costs due to solar power technology and reduce data latency.

#### European Space Agency

https://www.esa.int > Discovery\_and\_Preparation > Kno...

#### Knowledge beyond our planet: space-based data centres

Aug 5, 2024 — The first scenario involves two satellites in the same orbit, where one is collecting data and the other one acts as a space data centre. A ...

IBM https://www.ibm.com > think > news > data-centers-space

#### Are data centers in space the future of cloud storage?

Nov 18, 2024 — We see data centers in space as **producing at least 10 times lower carbon emissions**, even including the launch," says Co-Founder and CEO Philip Johnston.

#### 😱 CNBC

日日

https://www.cnbc.com > 2024/06/27 > europe-wants-to-...

#### Europe wants to deploy data centers into space, study says

Jun 27, 2024 — Europe is exploring the possibility of launching data centers, which consume vast amounts of electricity, into space.



# Watch for it, it's (increasingly) all around you

Prediction: All commercial technology companies will develop space strategies.





## The next spin around the flywheel ... 2025 - ...





# **Building a Best-in-Class Ecosystem**



# **Examples of HPSC Applications**



- Vision Processing
- Motion/Motor Control
- Nav Planning
- Science Instruments
- Communication
- Power Management
- Thermal Management
- Fault Detection/Recovery



## Landers

- Hard Real-Time
   Compute
- High-Rate Sensors w/Zero Data Loss
- High Level of Fault Protection/Fail-Over

## **Satellites**

- Platform and Payload
- Real-Time Sensor Data
- Non-Mission Critical
- High Bandwidth Sensors



## Launchers

- Hard and Soft Real-Time
- Guidance and Control
- Autonomy and Crosslink Communication
- Sensor Data Processing
- Autonomous Science

## **Enables the Growing Need for Autonomy in Space Applications**



## **PIC64HX – Target New Domains**

## PIC64HX High-Performance 64-bit MPUs

#### **Enabling the Mission-Critical Intelligent Edge**

Our PIC64HX product family represents a new class of high-performance, multi-core 64-bit microprocessors (MPUs) for aerospace and defense, industrial, automotive and communications applications. The PIC64HX MPU's architecture provides comprehensive Ethernet networking, advanced Artificial Intelligence and Machine Learning (AI/ML) processing and connectivity support while delivering unprecedented flexibility, fault tolerance, scalability and power efficiency.

Download the PIC64HX Brochure

Explore PIC64HX White Papers



Applications





www.microchip.com/en-us/products/microprocessors/64-bit-mpus/pic64hx



## **Strategic Imperative: Grow the Space Workforce**

## Enrollment up 50% over the last five years at Georgia Tech



The annual number of aerospace engineering degrees conferred (undergraduate and graduate) by many of the highest-rated aerospace universities in the United States over the past 10 academic years. MIT and Stanford numbers represent "aeronautics and astronautics" degrees awarded. Source: Graduation data compiled by Space Foundation. Data provided to Space Foundation by each university shown.



Source: National Space Foundation Space Report

# Teaching Computing with RISC-V<sup>®</sup>

## **Computer Architecture at University of Notre Dame converted to RISC-V® in 2023**

	Unit 1: Computing Performance and RISC-V							
<u>Unit O</u>	Unit Objectives:							
1. <b>Describe</b> the fundamental components required in a <b>single core</b> of a modern microprocessor as well as how they interact with each other, wi 2. Suggest, compare, and contrast potential <b>architectural enhancements</b> by applying appropriate <b>performance metrics</b> .								
1	No Reading Due - Start of Semester	Tu, 1/16	00 - Introduction to Computer Architecture [ <u>PPTX</u> ]					
	Reading 01: Introduction Due 1/18/24 at 11:00am [Reading Materials ➡ ]	Th, 1/18	01 - ISA Review and RISC-V Intro [ <u>PPTX</u> ]					
2	Reading 02: Performance and RISC-V Instructions Due 1/23/24 at 11:00an [ <u>Reading Materials</u> ➡]	Tu, 1/23	02 - Computing Performance [ <u>PPTX</u> ]					
		Th, 1/25	03 - RISC-V Instructions Introduction [ <u>PPTX</u> ]					



Source: https://github.com/mmorri22/cse30321

# Teaching Space Computing with HPSC

Computing in Spaceflight: Inspiring and Training the Next Generation of IC Design Professionals Pls: Matthew Morrison, Co-Pls: Peter Kogge, and Doug Thain, University of Notre Dame

"We will collaborate with the NASA Jet Propulsion Laboratory's High-Performance Space Computing (HSPC) project, NASA JPL Leadership Team member Pete Fiacco, and Microchip, which is leading the development of the HPSC processor.

Integrating HPSC design principles into the proposed Computing in Spaceflight course will position those graduates at the cutting edge of innovative solutions for computing on space and on Earth."



## ~2015 – I become RISC-V Aware



BruhnBruhn Innovation

"Courage is what makes BruhnBruhn who we are. By challenging your preconceived views and technology, we help you transform into something more than you expected."



Source:www.bruhnbruhn.com





#### Notice:

• Intel and the Intel logo are registered trademarks of Intel Corporation or its subsidiaries. AMD and the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere. RISC-V and the RISC-V logo are trademarks of RISC-V International.

• Use of all trademarks is for informational purposes only and does not imply affiliation or endorsement .





#### Notice:

• Intel and the Intel logo are registered trademarks of Intel Corporation or its subsidiaries. AMD and the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere. RISC-V and the RISC-V logo are trademarks of RISC-V International.

• Use of all trademarks is for informational purposes only and does not imply affiliation or endorsement .



# So Why Not?





## **Lunatics and Really Big Flywheels**

# Modest RISC-V Project Goal

# Become the industry-standard ISA for all computing devices

## **Krste Asanovic – Chief Architect**



# Lunatics and Really Big Flywheels

Modest RISC-V Project Goal Become the galactic standard ISA for all computing devices Ted Speers – Chief Lunatic







# **Thank You**

