



FOUNDATION
OPENHW[™]
— PROVEN PROCESSOR IP —

OpenHW Foundation RISC-V Cores: How we accidental ended up in Space

Florian 'Flo' Wohlrab flo@openhwgroup.org

Agenda

- Industrial Grade, Open Source RISC-V Cores, what does it mean for Space?
- Motivations to join OpenHW and make the Hardware revolution happening
- OpenHW Cores lineup

Cores, Compilers, Organization

Industrial Grade, Open Source RISC-V Cores, but who uses them?

Case Studies


AI at the Edge



AXELERA
ARTIFICIAL INTELLIGENCE

edge AI

- Low-power (Could run on battery)
- Suitable for deeply embedded applications
- Available in M.2 form factor
- Again, a simple design
 - Again: Common building blocks with RISC-V Controller
 - Important: Security on-chip!




RISC-V in Automotive

Bosch in Tristan
(a Europe
Chips JU
consortium)

ADAS for
object detection
powered by
OpenHW CVA6
RISC-V


2 Cores,
different config.

ADAS* A.I : Camera/Radar Image classification




* : ADAS : Advanced Driver Assistance Systems

Automotive Electronics ME/IC/PAY
© Robert Bosch (France) SAS 2023. All rights reserved, also regarding any disposal, exploitation, reproduction, editing, distribution, as well as in the event of applications for industrial property rights.




<https://saturncloud.io/blog/a-comprehensive-guide-to-convolutional-neural-networks-the-eli5-way/>



Source: <https://www.youtube.com/watch?v=Hfj7wsad1tA>


CORE-V MCU

- Real Time Operating System (e.g. FreeRTOS) capable ~400+MHz CV32E4 MCU
- Embedded FPGA fabric with hardware accelerators from QuickLogic
- Multiple low power peripheral interfaces (SPI, GPIO, I2C, HyperRAM, CAMIF, etc) for interfacing with sensors, displays, and connectivity modules
- Built in 22FDX with



Accidentally going to space

- Or: How collaboration really flowers
- University of Saskatchewan developed a radiation hardened PDK for GF 22FDX
- How to test it quickly?
CORE-V-MCU to space
- Took our CORE-V-MCU open source design, swap PDK, do some magic and hand over to GF to get StarRISC



Motivations to join OpenHW and make the Hardware revolution happening

Why commercial Company's join?

The Value of OpenHW Membership



Engage in the development and verification of high-quality open source cores, contributing to the advancement of RISC-V architecture.



Collaborate with other industry leaders to drive shared goals and projects.



Shape the direction of key technologies and initiatives participation in projects and committees.



Access cutting-edge RISC-V hardware IP, influence industry standards, and leverage OpenHW's industrial-grade cores in your projects.




Gain visibility through association with leading open source initiatives and promotion via OpenHW's global communications channels.



Ensure the sustainability and longevity of your technological investments by engaging in strategic initiatives.

Industry Members 100+ Members & Partners



TRISTAN Overview



“Together for RISC-V Technology and Applications”

TRISTAN is a 36 month KDT-JU (Key-Digital Technology Joint Undertaking) program under the Horizon-Europe calls via a public-private partnership focused on research and innovation to reinforce the EU’s strategic autonomy in the electronic components and systems sector

Commercial ready RISC-V Cores for SME

There are 46 participants in TRISTAN and several are part of OpenHW Group ecosystem

ETH zürich

THALES



SIEMENS



ALMA MATER STUDIORUM
UNIVERSITÀ DI BOLOGNA

Where do I Find Industrial-Grade Open Source RISC-V Cores?


OpenHW Foundation has them?

For Free?

OpenHW RISC-V Roadmap

ready
 In Develop.
 Planning*

CVP8*



OpenHW's roadmap is member-driven and may change without further notice
 *Cores marked as "in planning" are under discussion or expected to be added but not yet started, nor guaranteed to be delivered

ARM equivalent



OpenHW Foundation Deliverables

- **License**
 - Apache 2.0/Solderpad
- **Cores**
 - System Verilog




OpenHW Foundation Deliverables

- **License**
 - Apache 2.0/Solderpad
- **Cores**
 - System Verilog
- **Test benches**
 - UVM, System Verilog, a little python and tcl
- **Tools**
 - Siemens Mentor Questa, Cadence, Synopsys, Imperas, ...




OpenHW Foundation Deliverables

- **License**
 - Apache 2.0/Solderpad
- **Cores**
 - System Verilog
- **Test benches**
 - UVM, System Verilog, a little python and tcl
- **Tools**
 - Siemens Mentor Questa, Cadence, Synopsys, Imperas, ...
- **Support software**
 - Compilers (LLVM, GCC)
 - RTOSes (FreeRTOS, Eclipse ThreadX)




OpenHW Foundation Deliverables

- **License**
 - Apache 2.0/Solderpad
- **Cores**
 - System Verilog
- **Test benches**
 - UVM, System Verilog, a little python and tcl
- **Tools**
 - Siemens Mentor Questa, Cadence, Synopsys, Imperas, ...
- **Support software**
 - Compilers (LLVM, GCC)
 - RTOSes (FreeRTOS, Eclipse ThreadX)
- **Documentation**



OpenHW Foundation Deliverables

- **License**
 - Apache 2.0/Solderpad
- **Cores**
 - System Verilog
- **Test benches**
 - UVM, System Verilog, a little python and tcl
- **Tools**
 - Siemens Mentor Questa, Cadence, Synopsys, Imperas, ...
- **Support software**
 - Compilers (LLVM, GCC)
 - RTOSes (FreeRTOS, Eclipse ThreadX)
- **Documentation**
- **FPGA Board Images / SOCs**
 - Digilent Nexys A7
 - Digilent Genesys 2





FOUNDATION
OPENHW[™]
— PROVEN PROCESSOR IP —

Thank you!

flo@openhwfoundation.org